This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
74LVC132APW-Q100J
  • 74LVC132APW-Q100J

Request Information For 74LVC132APW-Q100J

AvNet Arrow DigiKey Element14 RS Netwark Future Mouser Farnell TME tti verical
Looking for one or more parts? Have any date code or packaging restrictions? Please let the stocking distributors know here.

74LVC132APW-Q100J Overview

The 74LVC132A-Q100 provides four 2-input NAND gates with Schmitt trigger inputs. It can transform slowly changing input signals into sharply defined, jitter-free output signals.

The inputs switch at different points for positive and negative-going signals. The difference between the positive voltage VT+ and the negative voltage VT- is defined as the input hysteresis voltage VH.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environment.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range from 1.2 V to 3.6 V
  • 5 V tolerant inputs for interfacing with 5 V logic
  • CMOS low-power consumption
  • Direct interface with TTL levels
  • Unlimited input rise and fall times
  • Inputs accept voltages up to 5.5 V
  • Complies with JEDEC standard JESD8-C/JESD36 (2.7 V to 3.6 V)
  • ESD protection:
  • MIL-STD-883, method 3015 exceeds 2000 V
  • HBM JESD22-A114F exceeds 2000 V
  • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
  • MIL-STD-883, method 3015 exceeds 2000 V
  • HBM JESD22-A114F exceeds 2000 V
  • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
  • Multiple package options
  • DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints

Applications

  • Wave and pulse shapers for highly noisy environments
  • Astable multivibrator
  • Monostable multivibrator.

Product Parameters

  • id

    http://www.data.nexperia.com/id/plm/salesItem/935301107118

  • name

    74LVC132APW-Q100J

  • packingQuantity

    2,500

  • nc12

    935301107118

  • packingDescription

    Reel 13" Q1/T1

Technical Documents

  • Footprint for wave solderingDetails>>

  • 74LVC132APW-Q100 Nexperia Product ReliabilityDetails>>

  • Pin FMEA for LVC familyDetails>>

  • Power considerations when using CMOS and BiCMOS logic devicesDetails>>

Other distributor's price

Distributor Part # Mfg. Description Price
digikey 74LVC132APW-Q100J Nexperia IC GATE NAND 4CH 2-INP 14TSSOP

2500---$0.2565

5000---$0.2504

future 74LVC132APW-Q100J Nexperia

5000---$0.2090

mouser 74LVC132APW-Q100J Nexperia Logic Gates 74LVC132APW-Q100/SOT402/TSSOP1

2500---$0.2560

5000---$0.2410

10000---$0.2330

newark 74LVC132APW-Q100J Nexperia Ic, Bilateral Switch Rohs Compliant: Yes |Nexperia 74LVC132APW-Q100J

2500---$0.2690

avnet 74LVC132APW-Q100J Nexperia NAND Gate CMOS 14-Pin TSSOP T/R - Tape and Reel (Alt: 74LVC132APW-Q100J)

5000---$0.2470

10000---$0.2403

15000---$0.2337

25000---$0.2270

50000---$0.2203

250000---$0.2136

500000---$0.2070