This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
DS90UH926QSQ/NOPB

  • DS90UH926QSQ/NOPB

Request Information For DS90UH926QSQ/NOPB

AvNet Arrow DigiKey Element14 RS Netwark Future Mouser Farnell TME tti verical
Looking for one or more parts? Have any date code or packaging restrictions? Please let the stocking distributors know here.

DS90UH926QSQ/NOPB Overview

The DS90UH926Q-Q1 deserializer, in conjunction with the DS90UH925Q-Q1 serializer, provides a solution for secure distribution of content-protected digital video within automotive entertainment systems. This chipset translates a parallel RGB video interface into a single-pair high-speed serialized interface. The digital video data is protected using the industry standard HDCP copy protection scheme. The serial bus scheme, FPD-Link III, supports full duplex of high-speed forward data transmission and low-speed backchannel communication over a single differential link. Consolidation of video data and control over a single differential pair reduces the interconnect size and weight, while also eliminating skew issues and simplifying system design.

The DS90UH926Q-Q1 deserializer has a 31-bit parallel LVCMOS output interface to accommodate the RGB, video control, and audio data. The device extracts the clock from a high-speed serial stream. An output LOCK pin provides the link status if the incoming data stream is locked, without the use of a training sequence or special SYNC patterns, as well as a reference clock.

An adaptive equalizer optimizes the maximum cable reach. EMI is minimized by output SSC generation (SSCG) and enhanced progressive turnon (EPTO) features.

The HDCP cipher engine is implemented in both the serializer and deserializer. HDCP keys are stored in on-chip memory.

Features

  • Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature
  • Device HBM ESD Classification Level 3B
  • Device CDM ESD Classification Level C6
  • Device MM ESD Classification Level M3
  • Integrated HDCP Cipher Engine With On-Chip Key Storage
  • Bidirectional Control Interface Channel Interface With I
  • 2
  • C Compatible Serial Control Bus
  • Supports High-Definition (720p) Digital Video Format
  • RGB888 + VS, HS, DE and I2S Audio Supported
  • 5- to 85-MHz PCLK Supported
  • Single 3.3-V Operation With 1.8-V or 3.3-V Compatible LVCMOS I/O Interface
  • AC-Coupled STP Interconnect up to 10 Meters
  • Parallel LVCMOS Video Outputs
  • DC-Balanced and Scrambled Data With Embedded Clock
  • Adaptive Cable Equalization
  • Supports HDCP Repeater Application
  • EMI Minimization (SSCG and EPTO)
  • Low Power Modes Minimize Power Dissipation
  • Backward-Compatible Modes

Product Parameters

  • genericPartNumber

    DS90UH926Q-Q1

  • partDescription

    5 - 85 MHz 24-bit Color FPD-Link III Deserializer with HDCP

  • statusDescription

    This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.

  • packageQtyCarrier

    1000|SMALL T&R

  • orderablePartNumber

    DS90UH926QSQ/NOPB

  • statusDisplay

    ACTIVE

  • packageQuantity

    1000

  • packagePins

    WQFN (NKB)|60

Technical Documents

  • Using the I2S Audio Interface of DS90Ux92x FPD-Link III DevicesDetails>>

  • I2C Communication Over FPD-Link III with Bidirectional Control Channel (Rev. A)Details>>

  • Enabling GPIOs in DS90UB925 and DS90UB926Details>>

  • Exploring the Int Test Pattern Generation Feature of FPD-Link III IVI Devices (Rev. G)Details>>

Related Products

Associated Products

Blogs

More Blogs