This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
SN65DSI83TPAPRQ1

  • SN65DSI83TPAPRQ1

Request Information For SN65DSI83TPAPRQ1

AvNet Arrow DigiKey Element14 RS Netwark Future Mouser Farnell TME tti verical
Looking for one or more parts? Have any date code or packaging restrictions? Please let the stocking distributors know here.

SN65DSI83TPAPRQ1 Overview

The SN65DSI83-Q1 DSI-to-LVDS bridge features a single-channel MIPI D-PHY receiver front-end
configuration with four lanes per channel operating at 1 Gbps per lane and a maximum input bandwidth of 4 Gbps. The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data-stream to an LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Single-Link LVDS with four data lanes per link.

The SN65DSI83-Q1 device can support up to WUXGA 1920 × 1200 at 60 frames per second, at 24 bpp with reduced blanking. The SN65DSI83-Q1 device is also suitable for applications using 60 fps 1366 × 768/1280 × 800 at 18 bpp and 24 bpp. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.

The SN65DSI83-Q1 device is implemented in a small outline 10-mm × 10-mm HTQFP package with a
0.5-mm pitch, and operates across a temperature range from –40°C to +105°C.

sn65dsi83tpaprq1-1

Features

  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature
    • Device HBM ESD Classification Level 3A
    • Device CDM ESD Classification Level C6
  • Implements MIPI D-PHY Version 1.00.00 Physical Layer Front-End and Display Serial Interface (DSI) Version 1.02.00
  • Single-Channel DSI Receiver Configurable for One, Two, Three, or Four D-PHY Data Lanes Per Channel Operating up to 1 Gbps Per Lane
  • Supports 18-bpp and 24-bpp DSI Video Packets with RGB666 and RGB888 Formats
  • Maximum Resolution up to 60 fps WUXGA 1920 × 1200 at 18 bpp and 24 bpp Color With Reduced Blanking. Suitable for 60 fps 1366 × 768 / 1280 × 800 at 18 bpp and 24 bpp
  • Output for Single-Link LVDS
  • Supports Single Channel DSI to Single-Link LVDS Operating Mode
  • LVDS Output Clock Range of 25 MHz to 154 MHz
  • LVDS Pixel Clock May be Sourced from Free-Running Continuous D-PHY Clock or External Reference Clock (REFCLK)
  • 1.8-V Main VCC Power Supply
  • Low Power Features Include SHUTDOWN Mode, Reduced LVDS Output Voltage Swing, Common Mode, and MIPI Ultra-Low Power State (ULPS) Support
  • LVDS Channel SWAP, LVDS PIN Order Reverse Feature for Ease of PCB Routing
  • Packaged in 64-pin 10-mm × 10-mm HTQFP (PAP) PowerPAD IC Package
SN65DSI83TPAPRQ1
SN65DSI83TPAPRQ1

Product Parameters

  • genericPartNumber

    SN65DSI83-Q1

  • partDescription

    Automotive single-channel MIPI DSI to single-link LVDS bridge

  • statusDescription

    This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.

  • packageQtyCarrier

    1000|LARGE T&R

  • orderablePartNumber

    SN65DSI83TPAPRQ1

  • statusDisplay

    ACTIVE

  • packageQuantity

    1000

  • packagePins

    HTQFP (PAP)|64

Technical Documents

  • Troubleshooting SN65DSI8x - Tips and TricksDetails>>

Related Products

Other distributor's price

Distributor Part # Mfg. Description Price
digikey SN65DSI83TPAPRQ1 Rochester Electronics LLC IC INTFACE SPECIALIZED 64HTQFP

1---$8.9300

10---$8.0680

25---$7.6924

100---$6.6793

250---$6.3791

500---$5.8162
arrow SN65DSI83TPAPRQ1 Texas Instruments LVDS Receiver 1000Mbps Automotive 64-Pin HTQFP EP T/R

1000---$4.9510

2000---$4.8380
mouser SN65DSI83TPAPRQ1 Texas Instruments LVDS Interface IC Auto Sngl Ch MIPI DSI to SnglLink LVDS

1---$8.9300

10---$8.0700

25---$7.7000

100---$6.6800

250---$6.3800

500---$5.8200

1000---$5.4400

Associated Products

Blogs

More Blogs